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Abstract
This research explores the problems in hybrid microelectronic manufacturing, in the
laboratory environment. Most major problems associated with thick film ceramic
microelectronic manufacturing processes involve screening of the paste and firing at
the specified temperature for the given paste alloy and rheuological characteristics of
the paste systems. The research explores the dispersion and spread in the paste so as
to achieve the required resolution for the given rheuological. condition of a silver-
palladium conductor paste system. The results are used to determine a
recommendation for a quality standard that can be implemented in the
manufacturing environment.
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Chapter 1 - Introduction
This thesis presents the work involved·in the manufacturing processes and quality of
hybrid microelectronic and thick film circuits. This chapter provides an overview of
the thesis and the order in which it is presented. In the second chapter characteristics
of metal alloys and their properties as used in paste aggregates are discussed. A
detailed discussion is presented of silver, gold, platinum, palladium, and its alloy
combinations as dealt with in their applications in thick film circuit manufacturing.
An analysis of the important aspects of quality involves an in depth understanding of
the assembly process, the current trends in the process, and the location dispersion
effects that exist within the process. These issue are addressed in the third chapter of
this thesis.
The assembly process is incomplete without its proper packaging. Packaging for
space, robustness, and efficiency are as important in the optimal utilization of the
circuit as the development of its design for manufacturing. Chapter 4 deals with
packaging in hybrid microelectronic circuits, surface mount systems, leadless passive
components, leadless active components, leaded plastic components, fine pitch and
ultra fine pitch components, and QFPIPQFP packages.
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An overview of the standards that exist for use with microelectronic circuit
manufacturing is presented, along with their direct impact in implementation, in
chapter 5.
The experiment performed in the development of the code for the application with
microelectronic manufacturing is presented in chapter 6. In addition, the model
generated and the pastes that were used in performing those experiments are
explained.
Chapter 7 discusses other processes involved in microelectronic manufacturing that
were not part of the experimental process due to equipment limitations in the
laboratory. These processes include electron beam coevaporation, sputtering, laser
ablation, etc. An outlook to the future is also presented in the discussion in chapter
7.
Chapter 8 concentrates on the results· of the study and discusses the most
appropriate quality plans that can be implemented to provide a more industry-like
environment in the university laboratory.
Chapter 9 discusses the implementation of the source code that was generated. To
make the results more presentable the code was written in Visual Basic 4.0.
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Based on the results of the experiments, suggestions for future research in
manufacturing of thick film hybrid microelectronic circuits is provided as a part of
chapter 10.
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Chapter 2 -Metallurgy
2.1 Introduction
The metallurgy of thick :film conductor paste is very complex. Certain qualities are
required to be satisfied in the paste aggregate. Important qualities are adhesion (also
referred to as tack strength), conductivity, resistance to corrosion, safety in
handling, and cost of the element. This thesis involves experimenting to determine
the factors that influence the resolution of the circuit laid out on a ceramic substrate
using palladium-silver conductor paste. An understanding of the types of conductor
pastes that are used and their metallurgical properties is important. Therefore this
chapter presents material intended to assist with that understanding.
Most noble metals such as silver, gold, platinum, palladium and their alloys satisfy
almost all of the requirements of the conductor paste aggregate. This chapter
provides an overview of the metallurgical properties of metals and alloys as used in
the conductor paste system as discussed by the ASM Metals Handbook[ll].
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2.2 Silver[ll]
Common name Silver. Ag
Specific Heat.
Thermal Conductivity.
Electrical Resistivity.
Density.
Melting Point.
Coefficient oflinear thermal expansion.
Silver is deposited on ceramic substrates from 1 to 5 urn to form a conducting layer.
Silver sputtering targets are used for applications of transparent thin film, and
microelectronic applications.
10.49 glee.
961.93°C.
19068 um/m'X.
0.234 KjlKg'X at O°C.
418.68 W/m at O°C.
0.1059 uOhmlcm at O°C.
For an annealed wire 2.3 mm
Temperature Coefficient. 4.1x 10-3 tc from 0-100°C
Corrosion. Silver does not appear to oxidize at room temperature in air. It is
attacked and blackened by ozone. Sulfur attacks silver and also decreases the
reflectivity of silver. The addition of noble metals has been shown to reduce this
effect, especially when 50 - 70 % Pd is added to reduce the effect of the sulfur
attack. Silver is resistant to acetic acid, and various other organic acids and food. It
is also resistant to phenol, hydrofluoric acid, and phosphoric acid. Silver is attacked
by low melting temperature molten metals like mercury, sodium, potassium and their
mixtures, lead, tin, indium, bismuth, etc.
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Recrystalization temperature.
2.3 Gold[ll]
Common name.
20-200°C depending on purity
Proof gold if more than 99.99% pure.·
Au
Gold is used for variable resistors to provide low noise, internal contacts, for
adhesion and to produce a flexibile coating on vibrating and flexing components.
Gold is sputtered onto selected areas of solid state devices such as silicon transistors
and integrated circuit chips to provide electrical terminals for these devices. Fine
diameter gold wires can then be thennocompression bonded to these terminals for
electrical connections to lead frames or other external circuits. Gold and silicon or
gennanium make low melting eutectics. This may be done in situ simply by heating
pure gold in contact with silicon to produce a solder that bonds the semiconductor
to its base or other terminals.
Density.
Melting Point.
Coefficient oflinear thermal expansion.
Specific Heat.
Thermal Conductivity.
Electrical Resistivity.
7
19.32g/cc.
1064°C.
. 14.2um/m~.at 20°C
0.130KJlKg'X at 18°C.
300 W/m at O°C.
20-22 nOhm/m at O°C.























different, and thus is given a different name, Ultra-Fine Pitch Technology, even
though it was still a "surface mount" technology[8].
4.8 Definitions
The Institute for Interconnecting and Packaging Electronic Circuits (IPC) first
defined FPT as "the interconnection technology for fabrication and assembling IC
packages with leads from 0.1 mm to 0.5 mm (4-20 mils)" (SMC-TR-OOl). This
helped to distinguish where a different technology is needed from the "standard
SMT." With this definition FPT was usually an individual placement and attachment
process, compared to the mass placement and reflow solder attachment ofSMT.
This definition helped greatly, but has been somewhat insufficient. Since the basic
process used for 50 mil pitch components proved to be marginal for 1.0-0.5 mm
(40-20 mil) pitch Ie's, a revised process with tighter control has evolved and was
usually referred to as a "fine pitch" process.
A printed circuit board consortium known as the "October Group" recognized this
need arid proposed that FPT be used to describe IC packages with a pitch of 1.0-0.5
mm (40-20 mils), and UFPT be used for pitches ofless than 0.5 mm (20 mils). The
former, FPT, requires a tighter control on the components, the substrate, and the
attachment process (particular solder paste printing), but usually is also an individual
placement and mass reflow process.
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The latter category, UFPT, is usually a process of placement and attachment of one
IC at a time. This technology then includes IC packages that have leads that are not
pre-formed (such as carrier ring packages), chip scale packages (where the packages
is equal to or slightly larger than the silicon chip), and the chip mount technologies
(CMT) featuring tape automated bonding (TAB), flip chip, and chip-on-board
(COB). It also includes thin film mounting technologies similar to what has been
used in the past for Wafer Scale Integration (WSI). Assemblies manufactured with
these technologies are usually referred to as multi-chip modules or MCM's
4.9 QFPIPQFP packages[13]
The primary driver for FPTIUFPT is the need for more input/output (I/O)
connections. The 16 and 32 bit microprocessors, need higher pin counts on multiple
memory address and data buses. It is not unusual to need 100+ leads. Application
Specific IC's (ASIC's), that provide hundreds of logic gates in one package with pin
counts ofup to 300 pins, are common.
IC packages of larger than one inch on a side, in addition to taking up considerable
space on the PCB, have subtle reliability .problems due to the differences in the TCE
of the plastic, silicon, and metal used in the IC package[9] . Moisture absorption
during handling exacerbates the TCE problem, and is generally referred to as a
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"popcorn effect." Depending upon the amount of exposure to ambient moisture, a
bake ofthe IC package may be required before undergoing a soldering process[13].
Thus, to minimize the PCB area utilization and the potential package TCE reliability
problem, leads are made smaller and closer together (fine pitch) allowing a smaller
body, up to the minimum size allowed by the silicon chip and the IC package
fabrication technique. The smaller IC package results in a lower stress build-up at
the interfaces of the different materials, particularly the interface between the metal
used to mount the silicon chip and the bottom plastic layer. The most common
package used to achieve high pin count in a small area is the quad flat package[13].
JEDEC standards resulted in the bumpered corners and thicker body, known as the
Plastic Quad Flat Package (PQFP) to distinguish it from the metric family of quad
flat packages (QFP). The PQFP family has fewer members and tighter standards,
and slightly better reliability during the reflow soldering process due mostly to a
thicker plastic body. The QFP family is thinner with more variations in the package
size to allowing it to minimize its practical size to match the silicon chip, with the
lead pitch being the dependent variable to achieve the required lead count with the
minimum size. As lead pitches drop to 0.4 mm and with package sizes of up to 40
mm on a side, the lead count can range up to 376. More recent standards have a
closer lead pitch between the two versions ofthe quad flat packages.
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Once the process for the fine pitch, high pin count package is developed, then other
package forms can be used for low pin count memory and logic IC's. The thin small
outline package (TSOP) with leads only on the ends for high density memory
packaging (typically used in plug-in memory cards, such as PCMCIA modules), or
the SSOICNSOIC (shrink or very small outline IC) packages for 20-56 pin count
logic or interface circuits are typical. Generally SMT allowed a 2: 1 reduction in
packaging density from through-hole processing. FPT can usually achieve another
2:1 reduction from SMT. UFPT or MCM's, with their focus on minimizing
interconnection distances, can usually achieve another 2: 1 reduction from FPT[14].
4.10 Package standards
IC and other component packages that have lead pitches of 50 mils could then be
considered as "standard" SMT. SMT and FPT differ fundamentally on the priIiciple
of placement and soldering. This is because the tolerance requirements of the
alignment and coplanarity ofthe IC package leads to the lands on the PCB, as well
as the properties of the solder paste and printing, are very critical for high yielding
mass placement and reflow technology[8]. Table 4.1 gives a summary of some
common packages.
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Table 4.1 List of major JEDEC packages [13]
PINS SOIC PLCC ~ PQFP15O-~
8 X
14 X
16 X X(50 MIL)
18 X(DRAM)
20 X125 MO MILl X XJ1&4 MEG)
24 X 25 MO MIL
28 X(50 MIL) X X
32 X(EPROM)
114 X
48 X(25 MIL)
52 X
56 X M
68 X
84 X X
100 X
132 X
11>4 X
Table 4.1 also gives a list of the major packages that have been standardized by the
Joint Electronic Device Engineering Council (JEDEC) of the Electronic Industry
Association (EIA) (many more are standardized, but not as frequently used). This
list is primarily the 50 mil pitch SOIC and PLCC. It also includes some of the 25 mil
pitch SSOIC and PQFP packages. This list also includes rectangular PLeC's for
memory application, where the silicon chip is relatively large and has a rectangular
shape for use in DIP packages. The memory SO packages, with "I" leads, save
approximately 25% of the board area when. compared to IIgull wing" packages[8].
These "SOJ" packages are also used in other applications, such as resistor networks.
The SSOICNSOIC package style (25 mil pitch) is included in the Table 4.1. It uses
a body size that is slightly larger than the 24-28 pin count 50 mil pitch versions, but
with 48 and 56 pins, respectively. The body thickness is the same, but the stand-off
height of the package body is higher to provide for cleaning. There is also a 20 and
24 pin version with a body size that is approximately one-fourth ofthe 50 mil pitch
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package area, and thus IS sometimes called a Quarter Size Outline Package
(QSOP)[8].
As discussed earlier, the plastic quad flat package (PQFP) resulted from an effort to
design and produce a set of high lead count IC packages. These cover the range
from 84 to approximately 200 leads, and for these the "J" lead is not practical.
Trying to use the "J" lead form for fine pitch creates more problems with the lead
thickness and minimum spacing than can be solved cost-effectively. Thus, the "gull
wing" is the lead most highly prefirred. It is easily produced in any size, thickness,
and spacing. The JEDEC committees in the U. S. have standardized this package
family with leads on 25 mil centers and a protrusion (bumper) on each corner to
protect the leads. Table 4.2[8] lists some ofthe other QFP standard packages
(Lead count by package size and lead pitch).
Table 4.2 Worldwide metric QFP standard packages [8]
Body\Pitch 1 0.8 0.65 0.5 0.4
10 X 10
-
64 80
14X 14 52 96 120
14X20 64
20X20
28X28
32X32
36X36
40X40
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Chapter 5 - Standards
5.1 Introduction
The first point of consideration, of course, is that the component performs the
proper electrical and/or mechanical function for the application. There are a number
of standards that provide for uniformity within product families. The need to
recommend a standard based on the outcome of the research requires the
understanding of the standards that are available. For each of the activities
performed as a part or whole of the process, in manufacturing a hybrid micro
electronic circuit applicable standards are helpful. Industry organizations, such as
Electronic Industries Association (EIA) and The Institute for Interconnecting and
Packaging Electronic Circuits (IPC), provide leadership for development and
coordination of standardization. These standards are for both electrical and
mechanical properties ofelectronic components and for mechanical properties ofthe
other items such as printed circuits, connectors, sockets, etc.
Standards are constantly evolving and at any point in time reflect the maturity of a
technology. There are a number of package types that are not completely
standardized or have dimensional values that have too wide a range to be easily
used.
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5.2 Standards organizations[8][2]
The major organization for component standardization is the Joint Electronic
Devices Engineering Council, or more commonly referred to as JEDEC. Table
5.1 [13] lists some of the standards and their publication numbers. JEDEC is part of
EIA and issues specifications and standards for electronic components. JC-II is the
committee for standardization of IC packages, and thus has a major role m
establishing the details necessary for problem free manufacturing of SMT/FPT.
Table 5.1 List of pertinent standards that include SMTIFPT components [13]
Integrated Circuit
Discrete Semiconductors
Resistors/Capacitors
Chip Capacitors
Tantalum Capacitors
Tape and Reel
Solder Test Methods and techniques
5.3 Planarity and solderability
EIA JEDEC Pub. 95
EIA JEDEC Pub. 100
EIA PDP-100
EIA RS-198
EIA RS-228
EIA RS-481
PC-S-805/J-STD-002
Since SMT requires two coplanar surfaces to be held together with a metallurgical
connection of solder, with little or no mechanical structure, special care must be
taken in handling. The basic definition of coplanarity becomes dependent upon the
ability of the solder to "bridge the gap" between the two surfaces. The solder alloy,
the flux and solvent used in the paste, the reflow medium, and the solderability of
the component and the PCB all have some impact on this desired performance[l].
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A general value for acceptable planarity of the component leads is no more than 4
mils off the seating plane. This value results from the typical capability of the
component production equipment to form the leads and the ability of the surface
tension of SN63 solder to bridge up to this gap. Greater separation between the
package lead and the PCB than this increases the statistical probability of open
solder joints.
The issue of solderability of the component and the PCB is a multi-faceted one. It
includes the metal finish on the package lead, the metallization on the PCB lands,
the solder alloy, the flux, the solder paste solvents, and the reflow or wave soldering
system used to form the solder interconnection.
The standard PC-S-805/J-STD-002 specifies that the solder can be either dipped or
plated, and should contain 60-70% tin. If solder plating is used, a post-plating
reflow should be performed. Recommended solderability test methods are given in
J-STD-002 and Mil-Std-202, with further guidelines of using 16 hours of steam
aging and a solder pot temperature of 230°C to better simulate worst case
SMTIFPT manufacturing requirements[7].
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5.4 Handling considerations
To properly use the benefits of automation, the SMT/FPT components should be
supplied in a carrier consistent with the feeders on the manufacturing pick and place
machine. The industry standard defining the specification for tape and reel is the
EIA RS-481. This handling method provides the highest quantity of parts in the
smallest shipping volume[2]. It also helps in providing the largest number of
different parts in the smallest volume for inventory storage and on the manufacturing
pick-and-place equipment. Further, it helps to minimize handling damage on small
components with fragile leads, thus decreasing losses due to planarity or lead skew
problems.
For fine pitch components, the common shipping method is a waffle or matrix tray.
These trays are especially designed to protect the fragile leads. The pick and place
systems are adapted to handle these trays. The feeder table moves concurrently with
the pick up head to provide the component for pick up and placement, and the tray
feeder appropriately discharges the empty tray and presents a full one.
5.5 Component procurement requirements
When preparing a component procurement specification, there are several major
points to remember. The document must accurately reflect the users need and the
ability of the vendor to supply in a cost effective manner. Most vendors' standard
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component specifications, as influenced by JEDEC or other comparable standards,
are sufficient for general use.
There may be applications where special requirements must be identified. The
information given in Table 5.2 is useful as a check list in preparing the procurement
specification. It lists the major categories ofconsideration.
Table 5.2 Component procurement requirements
1. Physical dimensions or outline drawings 4. Chemical requirements
Body dimensions and tolerances Symbol permanency
Lead dimensions and tolerances Solvent resistance
Seating plane
2. Standard test definition
Electrical
Mechanical
3. Process temperature capability
Temperature profile
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5. Handling and shipping
6. Physical requirements
Lead metallization
Solderability
Package integrity
Flame retardant
Symbolization
5.6 Standards documentation
Detailed documentation on standards can be obtained from
EIA: Electronic Industries Association
IPC: The Institute for Interconnecting and Packaging Electronic Circuits
42
Chapter 6 - Experiment
6.1 Introduction
The experiment developed and performed is a factorial experiment to determine
factors affecting thickness and to attribute the cause of spread in the paste after
firing the circuit and the circuit is ready for the next operation or assembly as a
component into a more complex system of which it is a part. Both conductor and
resistor paste were tested. Data sheets of the paste used as a part of the
experimental process have been generated in part with the information relevant to
the experiment performed.
6.1.1 Product information
6.1.1.1 Silver conductor paste
Silver conductor paste has a high conductivity and has expansion and shrinkage
carefully matched to most common dielectrics. It is used for internal conductor
structures and external ground planes. Table 6.1 [5] lists conductor properties for a
silver conductor paste. This information was supplied by the manufacturer.
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Table 6.1 Typical conductor properties - silver conductor paste[5]
Viscosityl: 250 Poise
Solids Content: 69%
Fineness ofGrind: <20 micron
Print Thickness: 0.04 inch
-.
Dry: 6-10 min
Fired: 3-5 mm
Coverage2: 120 cm2/g
Line Resolution: 5 mil (127 m) Line/Space
ResistivitY': <1.50hm.m/sq
Notes:
1 Measured using Wells-Brookfield HBT cp51 viscometer, 9.6s-1, 25C.
2 Calculated value.
3 Normalized to 1 mil (25.4 micron) fired thickness.
Thinning:
Thinning of the paste is not generally recommended, since it is supplied with a
suitable rheuology for screen printing. Ferroflo Thinner 0800 may be used to replace
solvent lost through evaporation.
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Printing:
325 or 400 mesh stainless steel screens with 15 mil emulsion thickness are
.recommended.
Drying:
The paste should be dried at room temperature for 15-60 minutes, or in
conventional drying ovens at a maximum temperature of 70°C for 5-10 minutes.
Firing:
The paste is designed to cofire with silver conductor paste dielectric tape, when
used for both buried and external layers in the silver conductor paste multilayer
structure.
Paste storage and shelf life:
The paste should be stored in tightly capped containers, in a cool, dry place away
from direct sunlight. Properly stored material wil.l have a shelf life in excess of 12
months.
6.1.1.2 Mixed Metal Materials (MMM) system
Mixed Metal Materials (MMM) system is a unique thick film composition, for which
patents have been applied. The material has been formulated for use in the via
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connection between buried silver-based conductors, and external gold based
conductors in the silver conductor paste multilayer structure. Table 6.2[5] lists
conductor properties of the MMM system. This system eliminates Kirkendall
voiding effects and results in a highly reliable interconnect.
The MMM: construction takes advantage of silver's high conductivity for buried
layers, with external layers of gold based materials, to'produce high reliability,
hermetic ceramic packages to be used in the most hostile ofenvironments.
IMPORTANT: When using Mixed Metal Materials (.MMM) system, the
termination on the internal (silver) side of the :MMM structure should be a catch
pad, and on the external surface Au paste should be used. These catch pads should
have radii a minimum of 1 mil (25micron) greater than that ofthe via.
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Table 6.2 Typical conductor properties - MMM system[5]
Viscosityl: 10000 Poise
Solids Content: 87%
Fineness ofGrind: 25 micron
Coverage2: 80 cm2/g
Via Definition3: 100 micron
Notes:
1 Measured using Wells-Brookfield lIBT SC4-14/6 viscometer Is-I, 25C.
2 Calculated value.
3 Minimum recommended via diameter which may be produced with standard via
processing conditions.
Thinning:
Thinning of the paste is not generally recommended, since it is supplied with a
suitable rheuology for application. Ferroflo Thinner 0800 may be used to replace
solvent lost through evaporation.
Printing:
Two or 3 mil (50 or 75 micron) thick brass or stainless steel stencils are
recommended.
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Drying:
The paste should be dried at room temperature for 30-60 minutes, or in
conventional drying ovens at a maximum temperature of70°C for 5-10 minutes.
Firing:
The paste is designed to cofire with silver conductor paste dielectric tape, when
used as a via fill for connecting silver to gold in the silver conductor paste MMM:
multilayer structure.
Paste storage and shelf life:
The paste should be stored in tightly capped containers, in a cool, dry place away
from direct sunlight. Properly stored material will have a shelf life in excess of 12
months.
6.1.1.3 Palladium-silver conductor paste
Palladium-silver conductor paste is used as a solderable cofiring conductor on the
external surface of multilayer constructions manufactured with the silver conductor
paste system. Table 6.3[5] lists properties of palladium-silver conductor paste
systems.
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Palladium-silver conductor paste is a high conductivity product, which is carefully
expansion matched to the silver conductor paste dielectric. It displays excellent
solder wettability, adhesion and leach resistance.
Palladium-silver conductor paste has excellent compatibility with silver conductor
paste dielectric and all of the products in the silver conductor paste ASB (All Silver
Based) materials system.
Table 6.3 Typical conductor properties - palladium-silver pastelS]
Print Thickness: 12 mil
Dry: 15-20min
Fired: 8-12 min
Resistivityl: 10 Ohmm/sq.
Line Resolution: 5 mil (127micron )
Line/Space
Solderabilit)?: 1
Solder leach resistance3: 30
Initial: >22N
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Notes:
1 Normalized to 1 mil (25.4 m) fired thickness.
:: Dip seconds to reach >95% coverage, Sn62 solder, 215°C.
3 Number of 1 second dips to reach <80% wetting, Sn62, 215°C.
Thinning:
Thinning FX 34-113 conductor paste is not usually recommended, since the paste is
supplied at the correct viscosity for screenprinting. Ferroflo Thinner 0800 may be
used to replace solvent lost through evaporation.
Screen printing:
325 mesh stainless steel screens with 12 mil emulsion thickness are recommended.
Drying:
The paste should be dried at room temperature for 15 to 60 minutes, or in
conventional drying ovens at a maximum temperature of70C for 5-10 minutes.
Firing:
The paste is designed to cofire with other dielectric tapes.
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Paste storage and shelf life:
The paste should be stored in tightly capped containers, in a cool, dry place away
from direct sunlight. Properly stored material will have a shelf life in excess of 12
months.
6.1.1.4 Resistor paste
The resistor paste is a silver and lead based resistor paste system and has a sheet
resistance of 10k ohm. Table 6.4 lists the properties of the resistor paste used in the
experiment.
Table 6.4 Typical resistor properties[5]
Viscosityl: 155 Kcps
Print Thickness: dried: 20 rmcrons, fired: 10
microns
Dry: 6-10 min
Fired: 10 min at 850°C
Coverage: 90-120 cm2/g
Resistivity: 10.IK ohms/sq. on Imm x Imm
Notes:
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1 Brookfield HBT spindle number: SC4-I4 speed: 10 rpm.
Thinning:
Thinning of the paste is not generally recommended, since it is supplied with a
suitable rheuology for screen printing. Emflow 202 may be used to make up slovent
loss.
Printing:
Use 250-325 mesh stainless steel screen to achieve a dried print thickness of 20 ± 2
ffilcrons.
Drying:
The paste should be dried at room temperature for 2-5 minutes, then m a
conventional drying oven at a maximum temperature of 150°C for 10 minutes.
Firing:
Optimum results are obtained by firing at a peak temperature of 850°C for 10
minutes with a total cycle time of36 minutes.
Paste storage and shelf life:
The paste should he stored in sealed containers, at 25°C.
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6.1.1.5 Etchant solutions for pastes [5]
Etchant solutions are used to etch away the paste traces laid on the substrate, they
are used in applications where the substrate needs to be cleaned, for reuse or as part
of rework wherein some particular trace is erased from the circuit. Table 6.5 lists
some solutions used to etch common pastes.
Table 6.5 Etchant solutions
__Temperature 55-60 degrees celcius
50 gms iodine
30 gms potassium iodide
400 ml ethanol and 50 ml 01 water
_ Temperature 20-30 degrees celcius
100 ml cone. Nitric acid
200 ml 01 water
_ Temperature 35-50 degrees celcius
35 gms ferric nitrate
40 ml 01 water
10 ml cone. Nitric acid
_ Temperature 35-50 degrees celcius
35 gms ferric nitrate
40 ml 01 water
10 ml cone. Nitric acid
6.2 Types of experiments
The experimental design implemented in this research is a factorial design. Since
data was generated through tests there were no probabilistic techniques used. A
brief review is provided ofthe styles and methodologies ofexperimental design.
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Rifle Shot Experiment.
The analysis of available data may point strongly to only one or two suspected
variables. In such a case it is common to avoid extensive experimentation by
focusing on the suspected variables. Such studies are known as Rifle Shot
experiments.
Unbridled Experiment.
In the absence of strong suspicion about several variables being dominant, the trial
approach takes the form of an Unbridled experiment. In this form a batch of
products is followed through the successive processes under a plan which provides
for making measurements ofmany of the suspected materials and processes.
6.3 Purpose
This. experiment studies the thickness and spread in the screened paste after the
firing operation is complete as seen in Figure 6.1 and Figure 6.2. The arrow marks
in the figure indicate the area of spread. The hypothesis for the experiment is "width
spread of the screened paste trace is not a function of time and temperature within
the normal firing range." Spread in the trace after firing can cause a number of
problems with the circuit, some ofwhich are:
•.. limiting the distance between the traces laid out on the substrate which
otherwise might result in a short circuit. Too much spread can cause the traces
to touch and short circuits to form.
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• forcing large spaces between traces which can lead to larger substrates and
heavier circuits.
• adding to future processing by forcing trimming of components.
The thickness of a trace is another important parameter. The resistance of a resistor
paste is a function of the thickness, the length, and width of a trace. Thus, it is one
of the important factors that needs to be controlled and maintained in the
manufacturing ofa thick film circuit.
Figure 6.1 Width spread
Figure 6.1 shows a drawing of the trace and points within, as perceived in the
experiment. The figure exaggerates the spread from the actual width of the trace. In
the figure the shaded region is the trace. The two solid parallel lines represent the
overall spread over the width of the trace. In this experiment, the average peak has
been measured, (marked between the center line and any ofthe solid 1irte8.): The act
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of averaging is performed by observation and estimation. Figure 6.2 shows an actual
image ofoverall trace spread as viewed from the microscope.
Figure 6.2 Width spread pictured from the microscope (zoom: 33 times)
The equipment used in the laboratory to perform the experiment include:
Thick film screen printer Presco Model: MSP873.
Screen size
Drying oven
Firing oven
Substrate
Microscope
320 mesh stainless steel, 8 inches x 11 inches,
10 lb tension force.
Vitronics Model: SMD-310
RTC Model: LA-306H
Alumina, 97%. Camber 2°
Micro Dynascope Model: 5E
S6
6.4 Experimental setup
Screen printer: The screen is mounted onto the screen holder. Areas of the screen
that are not intended to be screened with paste are masked with cellophane tape on
the underside. Height adjustment is made on the Z axis using the adjusting screw on
the left side. The snap height is maintained at the default value. The air supply to the
system is set at the required level and the electric power is turned on.
Drying oven: The Vitronics oven is a convection/infrared system. To start it the
power supply and computer are turned on. The computer is interfaced with the
control system of the oven. At startup the computer loads the control information,
allows the user to select a new profile, and sets the temperature in °C for each zone.
For these experiments the following settings were used:
zone 1: 275 zone 2: 350 zone 3: 350 zone 4: 350
zone 5: 260 zone 6: 300 zone 7: 300
belt speed: 4 inches/min
Firing oven: The RTC oven is an infrared furnace system, with radiant heating. To
use it the compressed air supply must be attached to the system. The air flows are
adjusted to distribute the compressed air to every zone. The air flow into each of the
areas is measured by flowmeters, in LPM. The knobs at the base of the flowmeters
can be used to vary the flow rate in each individual zone. For these experiments the
following settings were used:
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Exhaust
venturi
8
Entrance
baffle
14
Zone 1
N2
28
Zone 2-3
N2
28 10
Exit
baffle
14
Cooling
28
The power supply is turned on and the heating elements at the top and the bottom in
each ofthe individual zones are turned on. The temperature in each zone is adjusted
to the required value, in DC.
Depending on the trial being tested the temperature settings were changed. The
settings used for each ofthe levels the experiment perfonned are shown.
1. High - Zone 1: 650
2. Low - Zone 1: 650
Zone 2: 850 Zone 3: 900
Zone 2: 850 Zone 3: 850
The experiment is ready to start as soon as the system temperature stabilizes.
Microscope: There are no specific settings for the microscope. The 20X lens is
used. The microscope and the associated lights are turned on. Finally the computer
interface is turned on and the "Measure Graph 1-2-3" software is started.
6.5 Procedure
The paste is screened onto the substrate. Next, the paste is allowed to settle in open
air for 20 minutes. The substrate is then run through the drying oven (Vitronics
oven) which heats the substrate to 250-300°C, as it passes through the 7 zones. The
zones are split into a preheating zone 1, and three additional zones. Each of the
S8
following three zones are split into top and bottom with separate controls. The
drying process drives out the volatile materials and moisture contained in the paste.
The process takes about 12 minutes. The drying process is followed by firing in the
radiant heating oven at about 850°C and held at that temperature for 10 min. The
radiant heating RTC oven provides three zones of control. In each zone, the top and
bottom heaters can be turned on and off independently. The substrate is then
allowed to cool and the thickness and spread are measured under the microscope
that is connected to a computerized data collection system.
6.6 Experimental design
The experimental design is developed based on Douglas Montgomery's Statistical
Process Control in Manufacturing[12]. The process variables evaluated are shown
in Table 6.6 and include temperature of firing in degrees CentigradeCOC), time for
firing in seconds and method of heat application (both top and bottom or top only).
The uncontrollable variables are thickness of the paste laid out on the substrate and
spread of the trace laid out as a part of the circuit. The experiment assumes that
there are no three way interactions. The experiment varies the controllable
parameters, such as time through the firing oven, heat application, and temperature
offiring, in order to determine their effects on the response variables thickness and
spread, to achieve high resolution, better line width and spacjng. Table 6.7 shows
the experimental settings. Table 6.9 and Table 6.10 show the individual readings
taken for the experiment.
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Table 6.6 Location and dispersion effects
Main effects Response variables
Temperature (A) in °C. Thickness (of paste) (D) In
inch.
Time (B) in seconds. Width spread(E) in inch.
Heat (C)top heater, or both
top and bottom on.
2(3) = 2 8 factorial design.
Table 6.7 Experimental settings .
High + Low-
Temperature 900 850
Time (belt speed) 3.1 inch/min 2.7 inch/min
Heat both top
During the experiment the belt speed is changed to vary the time parameter. The
speed is set so that it takes the required number ofminutes to travel from the start of
the furnace heating zones and the end not inclusive of the cooling region. The
temperature settings are changed by adjusting the zone control units. Finally, the
heat application is varied by turning on and offthe top and bottom heating elements.
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The process variables in this experiment concentrate only on the firing process. The
drying process is disregarded.
Table 6.7 shows the conditions under which each of the trials was run. A " +"
indicates a high on the effect and "-" indicates a low on the effect. The high and the
low effects were previously defined in Table 6.7.
Table 6.8 Highs and lows in the effects
A B AB C AC BC ABC
I 1 + + +
a 2 + + +
b 3 + + +
ab 4 + +
e 5 + + + + + +
ae 6 + +
be 7 + + + + +
abc 8 + + + +
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6.7 Experimental results and discussion - spread
In Tables 6.9 and 6.10 the experimental results from the tests conducted on
conductor paste and resistor paste respectively are shown. The highs(+) and lows(-)
are representative ofthe levels discussed in Table 6.7.
Table 6.9 Experimental results - conductor paste
• + + + 0.033 0.006
+ + 0.030 0.006
+ + 0.031 0.004
+ 0.033 0.006
+ + 0.030 0.005
+ 0.033 0.006
+ 0.031 0.006
0.033 0.006
Table 6.10 Experimental results - resistor paste
• + + + 0.054 0.015
+ + 0.050 0.012
+ + 0.052 0.015
+ 0.054 0.015
+ + 0.050 0.015
+ 0.054 0.016
+ 0.052 0.015
0.054 0.016
The ANOVA shown in Table 6.11 decomposes the variability of spread into
contributions due to various factors. The contribution of each factor is measured
having removed the effects of all other factors. The P-values test the statistical
significance of each of the factors. Since no P-values are less than 0.05, none of the
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. factors have a statistically significant effect on spread at the 95.0% confidence level.
Table 6.11 Analysis of variance for spread - conductor paste
0 1 0 0 1
5.00E-07 1 5.00E-07 0.11 0.7952
0.000002 1 0.000002 0.44 0.6257
0 1 0 0 1
0.0000045 1 0.0000045 1 0.5
0.000002 1 0.000002 0.44 0.6257
0.0000045 1 0.0000045
0.0000135 7
There is no significant effect from the three main effects: time, temperature, and
application of heat on the spread. In the first interaction plot shown in Figure 6.3,
the effect of heat does not depend on the level chosen for temperature. It is noted
that the two lines, 1 and 2, are approximately parallel, indicating a lack ofinteraction
between the factors heat and temperature. Figure 6.4 shows the second interaction
plot. The plot indicates an interaction effect between heat and time. However, the
values are not statistically significant.
In the third interaction plot shown in Figure 6.5, there is interaction between
temperature and time, but once again the values are not statistically significant.
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Figure 6.3 Interaction plot heat against temperature - conductor paste
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Figure 6.4 Interaction plot heat against time - conductor paste
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Figure 6.5 Interaction plot temperature against time- conductor paste
A second experiment was performed using resistor paste. The results are shown in
Table 6.10. The design of the experiment is the same as the experiment for the
conductor paste. Since the two experiments are performed independently at different
time periods they cannot be integrated unless blocked. Table 6.12 shows the
resulting ANDVA table.
The ANDVA for spread of resistor paste is shown in Table 6.12. Since none of the
P-values are less than 0.05, none of the factors or interactions have a statistically
significant effect on spread at the 95.0% confidence level.
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Table 6.12 Analysis of variance for spread - resistor paste
0 1 0 0 1
0.000002 1 0.000002 0.25 0.7048
0.000002 1 0.000002 0.25 0.7048
0 1 0 0 1
0.000008 1 0.000008 1 0.5
0.000002 1 0.000002 0.25 0.7048
0.000008 1 0.000008
0.000022 7
In the first interaction plot shown in Figure 6.6, slight interaction trends are shown.
However they are not statistically significant. Similarly, Figure 6.7 for heat and
temperature, shows a slight interaction as seen in the graph but its value as
calculated in the ANOVA table indicates that the interaction is not statistically
significant. The third interaction plot shown in Figure 6.8, determines the heat and
temperature interaction. Statistically there is no significant interaction for these
parameters.
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Figure 6.6 Interaction plot temperature against time- resistor paste
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Figure 6.7 Interaction plot heat against time - resistor paste
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Figure 6.8 Interaction plot heat against temperature - resistor paste
Although the graphs indicate that there exists some slight interactions, the ANOVA
clearly indicates that there is no significant interaction. Montgomery[12] mentions
that the interaction plots at times indicate different results than the ANOVA and
must be used only as an aid to analyze the results.
6.8 Summary of spread
The interpretation of results from the ANDVA tables indicate that the main effects
time, temperature and heat do not have a significant effect on the spread. The
interaction plots between temperature and time, indicate that this interaction does
not have a statistically significant effect on the spread at the 95% confidence level.
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6.9 Experimental analysis and discussion - thickness
The analysis of the thickness is performed separately with the same assumption that
there are no three way interactions. The ANOVA table for the conductor paste is
generated and presented in Table 6.13 and the one for resistor paste is presented in
Table 6.14.
Table 6.13 Analysis ofvariance for thickness - conductor paste
1.25E-07 1 1.25E-07 0.11 0.7952
1.25E-07 1 1.25E-07 0.11 0.7952
1.13E-06 1 0.000001125 1 0.5
1.13E-06 1 0.000001125 1 0.5
1.25E-07 1 1.25E-07 0.11 0.7952
1.25E-07 1 1.25E-07 0.11 0.7952
1.13E-06 1 0.000001125
7
The ANOVA Table 6.13 decomposes the variability of thickness into contributions
due to various factors. The P-values test the statistical significance of each of the
factors. Since no P-values are less than 0.05, none of the factors or interactions
have a statistically significant effect on thickness at the 95.0% confidence level.
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Table 6.14 Table Analysis of variance for thickness - resistor paste
1.09E-05 7
3.13E-06
1.13E-06
1.25E-07
1.13E-06
3.13E-06
1.13E-06
1.13E-06
1 0.090003125
1 0.000001125
1 1.25E-07
1 0.000001125
1 0.000003125
1 0.000001125
1 0.000001125
2.78 0.344
1 0.5
0.11 0.7952
1 0.5
2.78 0.344
1 0.5
In the ANOVA Table 6.14, no P-values are less than 0.05. Therefore, none of the
factors or interactions have a statistically significant effect on thickness at the 95.0%
confidence level.
6.10 Summary of thickness
The main effects time, temperature and heat have any statistically significant effect
on the thickness of the trace. The interaction effects between time and temperature,
time and heat, and temperature and heat also have no statistically significant effect
on the thickness.
6.11 Overall summary
In both the experiments it is clear that the main effects time, temperature, and heat
do not influence the spread and thickness of the traces on the substrate. The
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interaction of the controllable variables also, has no statistical significance.
Manufacturers literature provides information on the trace width, and the resolution
possible. Since these vary with paste type, it is possible that paste type will influence
the variables. Furthermore, observation of paste rheuology during the experiments
shows that this factor may also effect spread and thickness.
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Chapter 7 - Process
7.1 Introduction
Most modem manufacturing facilities implement the state-of-the-art in
manufacturing hybrid microelectronic circuits. The process advanced so quickly that
modem equipment is usually not available in university laboratories. Early research
in thick and thin film related to superconducting and buffer layers. Later it
developed into the use of substrates such as SrTi03 and LaAl03 for high frequency
applications. As such most literature on super conducting to some extent covers thin
and thick :film research and development. To some extent this literature takes a look
at some of the processes that can be implemented but due to lack of resources in
the laboratory could not be put to practice. The processes discussed have been
adopted from the section of the Metals Handbook[ll] called Properties and
Selection: Alloys and Special-Purpose Materials.
The main deposition techniques currently used are:
• Electron Beam Coevaporation.
• Sputtering from either a composite target or multiple sources.
• Laser ablation (also called pulsed laser deposition).
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Chemical deposition has been the slowest of the methods to come on line, but recent
results suggest that in time it may become competitive.
7.2 Electron beam coevaporation[5]
This is one of the earliest techniques to have given successful results in terms of
deposition. This procedure typically requires separate sources for each component
of the circuit, much like the process for manufacture of thick film, when screening
elements on the substrate. This multi-source evaporation creates problems with
accurate rate control of each of the sources (especially if a large oxygen pressure is
present) as well as geometrically induced composition variation. Applications
involving the study of experiments performed in this thesis have particularly related
to flat substrates with a camber of 2°(degrees) and substrates of size 4 inch x 4 inch.
(One important feature is that since these are line compounds, stoichiometry is very
important). Oxidation of the sources is less of a problem here than in sputtering.
This allows greater possibilities of in situ film growth. Certain alloys allow
patterning of deposited films by photolithography after which an anneal produces
the required properties.
7.3 Sputtering[5]
Film deposition by sputtering can be done with either a single composite target or
with multiple sources.
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Composite target sputtering avoids geometric compositional variation as well as a
need for good rate control. The main drawback involves the difficulty in obtaining
the desired composition in the film (which does not necessarily match the target
composition). This can be addressed either by adjusting target composition or by
varying sputtering conditions such as location of substrates. The latter results
because of bombardment of the film surface by negative oxygen ions. By moving
the substrates to the side, stoichiometric films were obtained.
Multiple target sputtering has greater flexibility to vary composition but has
drawbacks due to oxidation of the barium target and rate control. In the end
composite sputtering seems to have the advantage.
7.4 Laser ablation (or pulsed laser deposition)[5]
Laser ablation uses a composite target of the desired composition that is exposed to
a focused laser beam from a pulsed excimer laser. The area vaporizes and is
projected in a narrow forward plume to the substrate. Laser ablation may need a
post annealing, but high quality in situ films are generated.
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7.5 Future outlook
Laser ablation and composite target sputtering seem to be the most promising
deposition methods with Electron Beam codeposition also being competitive,
especially for in situ films.
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Chapter 8 - Quality Plan
8.1 Acceptance sampling
Any acceptance sampling application must distinguish whether the purpose is to
accumulate information on the immediate product being sampled or on the process
which produced the immediate product at hand. Based on this principle two
sampling plans have been laid out[12][9][7]. This chapter reviews the plans and
policies of acceptance and rejection, as applied in manufacturing. The procedures
are adaptable to an electronic manufacturing environment. Suggestions are provided
in the latter part ofthe chapter.
Type A: Sampling to accept or reject the immediate lot ofproduct at hand.
Type B: Sampling to determine if the process which produced the product at hand
was within acceptable limits.
The type of sampling will determine the appropriate probability to be used in
characterizing the performance of the plan. In addition the type of data generated
will also playa role. In acceptance sampling, data can be ofthese types:
• Acceptance go no-go information
Defectives-usually measured in proportion or percent defective. This refers
to acceptability oflimits ofproducts for a wide range ofcharacteristics.
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Defects-usually measured by actual count or as a ratio ofdefects per unit.
This refers to number of defects found in the units inspected, and hence can
be more than the number ofunits inspected.
• Variable measurement information
Variables usually measured by the mean and standard deviation. This refers
to the distribution of a specific measurable characteristic of the product·
inspected.
8.2 Acceptance sampling procedures
Sampling plans are oftwo types: attributes plan and variables plan[12] [7].
Attributes Plan: In these plans a sample is taken from the lot and each unit classified
as conforming or non-conforming. The number of non-conforming is then compared
with the acceptance number stated in the plan and a decision is made to accept or
reject the lot. Attribute plans can be classified with one oftwo basic criteria:[14].
1. Plans can meet specified sampling risks and provide protection on a lot-by-
lot basis. Such risks are:
a. A specified quality level for each lot (in terms of percent defective)
having a selected risk (say 0.01) of being accepted by the consumer.
The specified quality level is known as the lot tolerance percent
defective (P2); the selected risk is known as consumer's risk (fJ)
b. A specified quality level for each lot such that the sampling plan will
accept a stated percent (say 95 percent) of the submitted lots having
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this quality level. This specified quality level is termed the acceptable
quality level (AQL). The risk of accepting a lot of AQL quality (PI)
is known as the producer's risk (a)
2. Plans which provide a limiting average percentage defective items for the
long run. This is known as the average outgoing quality level (AOQL).
Variables Plan: In these plans, a sample is taken and a measure of a specific quality
characteristic is made on each unit. These measurements are then summarized into a
simple statistic (e.g., sample mean) and the observed value compared with an
allowable value defined in the plan. A decision is then made to accept or reject the
lot. When applicable, variables plan provide the same degree of consumer protection
as attributes plan while using considerably smaller samples.
Attributes plan are generally applied on a percent defective basis. That is, the plan is
instituted to control the proportion of accepted product which is defective or out of
specification. Variables plan for percent defective are also used in this way. Such
plans provide a sensitivity greater than attributes but require that the shape of the
distribution ofindividual measurements must be known and stable. The shape of the
distribution is used to translate the proportion defective into specific values of
process parameters (mean, standard deviation) which are then controlled.
Variables plan can also be used to control process parameters to given levels when
specifications are directed towards the process average or the process variability and
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not specifically to percent defective. These variables plan for process parameters do
not necessarily require detailed knowledge of the shape of the underlying
distribution of individual measurements.
Sampling plans used in reliability and in the sampling of bulk products are generally
of this type. Published plans in the reliability area, however, usually require detailed
knowledge ofthe shape ofthe distribution oflifetimes.
8.3 Types of sampling plans
In single-sampling plans, the decision to accept or reject a lot is based on the results
of a single group of units drawn from the lot. In double-sampling plans, a smaller
initial sample is usually drawn, and a decision to accept or reject is reached on the
basis of this smaller first sample if the number of defectives are either quite small or
quite large. A second sample is taken if the results of the first are not decisive. Since
it is necessary to draw and inspect the second sample only in borderline cases, the
average number of pieces inspected per lot is generally smaller with double
sampling. In multiple sampling plans, one, or two, or several still smaller samples of
n individual items are taken until a decision to accept or reject is obtained.
8.4 Sampling schemes and systems(7)
While simple sampling plans are often employed solely in sentencing individual lots,
sampling schemes and systems are generally used in acceptance control applications
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involving a steady flow of products from the producer[14]. The ANSIIASQC
Standard A2 (1987) defines a sampling plan as "... a specific plan that states the
sample size or sizes to be used also states the associated acceptance and non-
acceptance criteria on the amount of 100 percent inspection and sampling."[14, pg
25.8]. The definition and nomenclature Subcommittee of the ANSI Z-1 Committee
on Quality Assurance defined a sampling system as a "Unified collection of one or
more sampling schemes"[14, pg 25.79]. Thus n=134, c=3 is a sampling plan; Code
J, 1.0 percent AQL is a sampling scheme; and MIL-STD-I05D, or its civilian
version ANSIIASQC Z1.4, is a sampling system.
A collection of given sampling procedures· depends upon the extent and nature of
quality history. Thus, with a supplier having an average quality history, it may be
beneficial to start a single sampling plan, switch to an AQL scheme after moderate
quality history has been obtained, and then to skip-lot, supplier certification, or
control chart procedures when extensive excellent history has been generated.
8.5 Plan suggestion
Exponential distribution (MIL-STD-690B, MIL-STD-781C).
MIL-STD-690B is concerned with "process qualification" Military Standard (1960).
This standard provides plans that ,evaluate the ability of the process to produce
electronic parts that meet specified failure rate requirements. It presents three sets
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of plans based on failure rates expressed as a percentage per thousand hours of
operation (Table I, TI, and IV).
The standard is intended as a tool for assessment of:
1. Qualification ofthe process at the initial failure rate level.
2. Extension ofqualification to lower failure rate levels.
3. Maintenance offailure rate level qualifications.
4. Lot conformance failure rate inspection.
Operating characteri~rves for the qualifying plan are provided and confidence
/
levels are also 1ecified, The plans involved are similar in operation to the time
terminated sampling plans presented in (BIOS). The Reliability Handbook BIOS,
presents a set of life test and reliability plans based on the exponential model for
time to failure. The plans contained therein are intended for use when mean time to
failure is specified in terms ofacceptable mean life and unacceptable mean life. MIL-
STD-781C provides a standard set of acceptance testing plans for both pre-
production reliability qualification and reliability acceptance in production. This
standard was developed for electronic equipment as contrasted to Military Standard
690B developed for electronic parts. MIL-STD-781C is devoted to test conditions
and procedural considerations. The plans are expressed by mean time between
failures. Appendix C ofthe standard presents the following plan:
I. Fixed length test plans.
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2. Probability ratio sequential tests.
3. Short run high risk probability ration sequential test plan.
4. All equipment reliability test.
Expected test time curves are presented for probability ration sequential test plan.
The sequential tests operate in a manner similar to the ones in BlOS. The fixed
length tests are similar to the time terminated tests of BlOS. The plans in MIL-
STD-781C are indexed by producer's risk a, consumer's risk P, and discrimination
ratio 80/81• Operating characteristic curves are given for the sequential tests,
equipment and £!xed length tests.
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Chapter 9- Visual Basic Code
9.1 Application of code[15]
The code has been written to develop a user interface to the experimental and
manufacturer's data. It helps to present in a comprehensive manner the results of the
experiment along with data collected from journals and papers. The Gill presents
the user with a screen to enter various types of information. Figure 9.1 shows the
Gill at the startup ofthe program, when the user selects New from the File menu.
The code is available through the Industrial and Manufacturing Systems Engineering
(IM:SE) Department at Lehigh University.
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Figure 9.1 Visual Basic application-circuit form
The user selects the application to which the circuit is to be applied e.g. automotive,
high density multilayer circuit, single layer double sided circuit, etc. Based on the
user selection, the code loads the most typical conductor paste material used in the
application. It also provides the user with the information on the expected resolution
that can be obtained, conductor paste's metallurgical properties, and firing
temperature.
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Figure 9.2 show the response when trying to Save a file. The files are in "*.TFC"
(Thick Film Circuit) file fonnat.
Figure 9.2 Visual Basic application-Save file
8S
The Temperature option allows the user to change temperature from Fahrenheit to
Celsius and vice versa as seen in the Figure 9.3.
Figure 9.3 Visual Basic application-celcius to fahrenheit conversion
There is a Help menu as shown in Figure 9.4 that provides the basic information
needed to run the program for new users. And the About in Figure 9.5 tells the user
about the creator ofthe program.
Figure 9.4 Visual Basic application-Help file
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Figure 9.5 Visual Basic application-About file
This application loads the table data from an Excel application file of the following
kind:
Application.xls
Automotive
High density multilayer circuits
Single layer/Double sided
Automotive.xls
PtIPd/Ag
Pd/Ag
PtIAg
hdmc.xls
Ag
Pd/Ag
Au
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Ag
Pd/Ag
Au
slds.xls
Ag
Pd/Ag
thickfdm.xls
Conductor Metal
PtlPd/Ag
Pd/Ag
PtlAg
Ag
Au
PtlAu
Au multisys
Firing Temp
850C
850C
850C
850C
850C
850C
850-925C 10 min
Coverage
-70 cmsq/gram
-70 cmsq/gram
-75 cmsq/gram
-70 cmsq/gram
-65 cmsq/gram
-50 cmsq/gram
-50 cmsq/gram
* All firing temperatures are on Alumina Substrates
Resolution Film thickness Resistivity
250u lines and spaces
125u lines and spaces
250u lines and spaces
250u lines and spaces
175u lines and spaces
250u lines and spaces
200u lines and spaces
11-15 u
10-14 u
10-12 u
11-15u
6-8 u
11-15 u
9-13 u
<=40 mohms/sq at 12 u
<=15 mohms/sq at 12 u
<= 5 mohms/sq at 11 u
<= 3 mohms/sq at 12 u
<= 8 mohoms/sq at 8 u
<= 100 mohms/sq at 13 u
<= 4 mohoms/sq at 12 u
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Chapter 10 - Future Outlook
10.1 Introduction
This thesis presents the results of a study designed to determine the parameters
influencing the manufacturing of thick film and hybrid microelectronic circuits. The
designed experiment provides the analysis of multiple factors such as time,
temperature, and application of heat as controllable parameters and the thickness of
the conductor laid out and width spread as the uncontrollable parameters. The
deductions from the experiment provide a sound conclusion that the temperature,
time, and application ofheat do not influence the width spread.
10.2 Scope for future work
This study did not find the parameters that influence the width spread ofthickness of
the trace. In conducting the experiments, behavior of the pastes and screening
processes suggested that future studies should be conducted. Specifically there
seemed to be a difference in the rheuology of the resistor and conductor paste that
affected both thickness and width spread. Additional experiments should be
conducted with different rheulogical combinations of the same pastes. The screening
process probably also affects the thickness and width spread. Parameters of
89
screening such as mesh size, mesh angle, snap-off distance, force, etc. could be
varied. Additional types ofpastes and screening speed could also affect the process.
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